Overview

Aliathon’s 100G add/drop multiplexor is targeted towards the next generation metro ring topologies for OTN.

Applications include the high density multiplexing of 10G clients into and out of 100G transport pipes in the emerging coherent detection, metro market.

The solution is fully ITU G.709 compliant and resides in a single FPGA.

Headline Features

- 200MHz+ push button core performance.
- Multiple 10G client interfaces with an OTL4.4 east / west interface. 10G clients mapped in to ODU2 then muxed in to ODU4 payload via the GMP.
- ODU2 client signals (real & redundant) switched via Aliathon’s high speed 400G cross-connect.
- Direct access to core registers for rapid software development.
- Support for both standard and enhanced FEC;
  - 10G client side: G.709 GFEC & G.975.1 EFEC.
  - 100G line side: 7db NECG @ 6.7% OH G.709 GFEC or 9.35db NECG @ 7% OH Enhanced FEC (CI-BCH-3™).
- Built on technology developed at 10G & 40G rates, enabling a migration path to 400G solutions in the future.
- Errors, defects and stats supported for all client signals.
- Direct access to core registers for rapid software development.
- OTU4 framing and section/path overhead processing.
- Errors, defects and stats supported for all client signals.

Figure 1 Overview

The client sides (primary & optional redundant) are represented by 10 x 10G client connections. Each connection has an optional independent reference clock input (supplied by an external VCXO), enabling independent, externally controlled TX frequencies. Alternatively an FPGA based solution can be implemented. Client add/drop is supported via this flexible clocking architecture.

The client signals are processed by Aliathon’s 10G to ODU2 mapping core, which provides support for 10G Ethernet, STM64/OC192, OTU2/2e/1e/2f/1f.

All ODU’s from the client mapping cores connect to Aliathon’s 400G capacity ODU cross-connect which routes these signals to either the East or West line side interface. The switch is intelligently configured to compensate for network failures in traditional ring topologies.

On the East & West line sides the design implements an OTL4.4 interface (up to 1024-bits of skew matching the IEEE MLD Requirement). This incorporates 4 x 27.95G SERDES with individual lane framing (based on the OTU4 FAS pattern and the inserted LLM bytes), skew adjustment and reordering. This core interfaces directly to Aliathon’s OTU4 Framer/FEC blocks.

The OTU4 core provides standard G.709 OTN framing, scrambling, detection of parity errors and adds/drops the overhead.

FEC Options are:
- G.709 Standard FEC: 6.7% OH, 7db NECG. Stats provided are corrected/uncorrected bits, blocks & codes.
- Continuously Interleaved, 3-error correcting BCH (CI-BCH-3™) eFEC - 7% OH, 9.35db NECG. Stats provided are corrected/uncorrected bits, blocks & codes.
Figure 1: Architectural Block Diagram

100G OTN ADM (OTL4.4)
Product Brief
OTN Overhead Alarms Supported / Processed

Frame
- OOF: Out of Frame (FAS error).
- LOF: Loss of Frame (OOF persistence).
- OOM: Out of Multiframe (MFAS error).
- LOM: Loss of Multiframe (OOM persistence).

OTU Section Monitoring
- SM-BIP-B: SM Bit Interleaved Parity.
- OTU-AIS: OTU Alarm Indicator Signal.
- SM-BDI: SM Backward Defect Indicator.
- SM-IAE: SM Incoming Alignment Error.

ODU Path Monitoring & TCM
- PM-BIP-B: PM BIP Error
- PM-BEI: PM Backward error Indication.
- ODU-OCI: ODU Open Connection Indication.
- ODU-LCK: ODU Lock Defect.
- PM-BDI: PM Backward Defect Indication.
- PM-TIM: Trace Identified Missmatch.
- TCM-BIP-B, TCM-BEI, TCM-BDI, TCM-BIAE, TCM-AIS, TCM-OCI, TCM-LCK, TCM-LTC, TCM-IAE, TCM-TIM.

OPU
- PTM: Payload Type Missmatch
- CSF: Client Signal Fail.

Target Families & Deliverables

Altera
- Stratix

Xilinx
- Virtex

Contact Us

info@aliathon.com
+44 (0)1383 737 736
www.aliathon.com

Aliathon Ltd
Evans Business Center, Pitreavie Court
Dunfermline, Fife, KY11 8UU
Scotland, UK

Alliances

ALTERA
XILINX
Mentor Graphics